Assessfy Research Lab Advanced 6 milestones 100 marks

Research: Design and Evaluation of Low-Power Spiking Neural Network Hardware for Event-...

Field: Electronics & Communication Type: Research project Bloom: Create / Evaluate Level: Final-year / PG capstone Inspired by: MIT / Stanford / Oxford research agendas

Real-world project · AICTE-aligned · AI-graded · Audit-ready certificate

6
Milestones
0
Available mentors
0
Enrolled students
10
Core skills
About this project
Research: Design and Evaluation of Low-Power Spiking Neural Network Hardware for Event-Based Vision Processing

Research question: How can a neuromorphic hardware architecture based on spiking neural networks be designed and optimized for efficient real-time processing of event-based vision data?

Neuromorphic computing leverages spiking neural networks (SNNs) to emulate the event-driven, energy-efficient computation of biological brains. In event-based vision, sensors such as dynamic vision sensors (DVS) generate sparse, asynchronous data streams, which pose unique challenges for traditional frame-based processing and offer significant advantages in latency and power consumption for real-time applications.

Despite recent advances, there is a lack of systematic research into hardware-accelerated SNN architectures tailored specifically for event-based vision workloads. Most existing studies focus on either algorithmic development or software simulation, leaving a gap in understanding practical, low-power VLSI implementations and their trade-offs with accuracy and efficiency.

This project will review state-of-the-art SNN models and neuromorphic hardware, select model architectures suitable for event-based vision, and design hardware prototypes using HDL or FPGA platforms. The approach includes benchmarking against public DVS datasets, measuring latency and energy consumption, and analyzing accuracy for vision tasks such as object recognition.

Success will contribute to the emerging field of intelligent edge devices by informing design principles for robust, low-power sensory processing hardware. This research is crucial for applications in robotics, surveillance, and autonomous systems where real-time, energy-efficient computation is essential.

Milestones
1. Literature Review & Problem Definition
15 marks 21d
Survey neuromorphic computing literature, event-based vision approaches, and identify key gaps motivating the research problem.
2. Research Proposal & Hypotheses
10 marks 14d
Formulate research hypotheses and define specific objectives relating to SNN hardware design for event-based vision.
3. Methodology & Experimental Design
15 marks 18d
Develop the experimental plan, select target SNN models, hardware platforms, and define benchmarking protocols.
4. Data Collection / Experimentation
20 marks 24d
Implement prototypes and run experiments using selected event-based datasets, recording metrics like energy, latency, and accuracy.
5. Analysis & Results
20 marks 21d
Analyze experimental data to test hypotheses, interpret results, and compare with conventional approaches.
6. Thesis Write-up & Defense
20 marks 21d
Compile the research into a comprehensive thesis and prepare for oral defense.
Open internships using this project -->
Upcoming sessions
SessionWindowEnrolled
Research: Design and Evaluation of Low-Power Spiking Neur... 11 Jun 2026 to 10 Jun 2028 0
Skills you'll learn
ResearchElectronics & CommunicationSystematic literature reviewFormulating and evaluating research hypothesesExperimental design for hardware benchmarkingFPGA/VLSI prototyping and simulationData analysis and interpretationScientific and technical writingKnowledge of neuromorphic algorithms and architecturesUnderstanding of event-based sensor modalities
Tools used
FPGA prototyping boards (e.g.Xilinx Zynq)HDL simulation tools (VivadoModelSim)Dynamic Vision Sensor (DVS) public datasets (e.g.N-MNISTDVS Gesture)Python and PyTorch for SNN prototypingPower and timing analysis tools (e.g.Xilinx Power Estimator)Statistical analysis with R or PythonAcademic databases (IEEE XplorearXiv) for literature
Prerequisites
Digital VLSI DesignNeural Networks and Machine LearningEmbedded SystemsSignals and SystemsBasic experience with HDL (VHDL/Verilog) or FPGA platforms
Available mentors

No mentors have signed up for this project yet.

Be the first to mentor
Share
You'll earn — Certificate (PDF)

AICTE-aligned Project Completion Certificate

A formal, audit-ready PDF certificate issued by Assessfy + your institute on successful completion. Includes AICTE credit hours, your evaluator's signature, and a QR code for third-party verification.

Certificate of Project Completion

This is to certify that

has successfully completed the project

Research: Design and Evaluation of Low-Power Spiking Neural…

Auto-issued on completion QR-verifiable
You'll earn — Digital Badge

Shareable LinkedIn / Resume Skill Badge

A compact, verifiable Open-Badges-2.0-compliant digital credential. Add to your LinkedIn profile, GitHub README, or resume in one click. Recruiters can validate authenticity via a unique URL.

Advanced
Research: Design and Evaluation of Lo…
Assessfy
Auto-issued on completion One-click LinkedIn add

Similar Projects you might like

Hand-picked by the recommender from your program & skill area.

Free study guides for this project

Free, self-paced guides matched to this project's prerequisite skills, knowledge & tools - brush up before you start.

Build the skills for this project

Matched to this project's skills & tools. Study free, then earn a recruiter-recognized certificate from the Assessfy Certification library.

100 marks Advanced
Sign up & enroll